



# Internal Qualification & Reliability Report

**SDRAM**

**512Mb**

32 Meg × 16

## IMPORTANT NOTICE

ALLIANCE MEMORY MAKES NO WARRANTIES, EXPRESSED OR IMPLIED, AS TO THE RELIABILITY TEST RESULTS/FAILURE RATE ESTIMATES CONTAINED HEREIN, EXCEPT THAT ALLIANCE MEMORY WARRANTS THAT IT PERFORMED THE RELIABILITY TESTS DESCRIBED HEREIN ACCORDING TO THE SPECIFIED STANDARDS AND THAT THIS REPORT ACCURATELY REFLECTS THE RESULTS OF SUCH TESTS. CUSTOMER EXPRESSLY ACKNOWLEDGES THAT THESE RELIABILITY TEST RESULTS/ FAILURE RATE ESTIMATES ARE ONLY VALID FOR MECHANISMS KNOWN TO BE TEMPERATURE AND/OR VOLTAGE DEPENDENT AND THAT SUCH RELIABILITY TEST RESULTS/ FAILURE RATE ESTIMATES ARE SUBJECT TO OTHER SIGNIFICANT INHERENT LIMITATIONS, INCLUDING BUT NOT LIMITED TO LOW FAILURE COUNTS, TESTING CONDITIONS, ASSUMPTIONS AS TO TYPICAL OPERATING CONDITIONS AND ACCELERATION FACTORS AND LOT-TO-LOT VARIABILITY. CUSTOMER FURTHER ACKNOWLEDGES THAT THESE TESTS WERE CONDUCTED IN SEMICONDUCTOR TEST EQUIPMENT AND NOT IN AN ACTUAL CUSTOMER APPLICATION. THE ACTUAL RELIABILITY RESULTS/FAILURE RATES IN AN ACTUAL APPLICATION MAY MATERIALLY DIFFER DUE TO THE SPECIFIC OPERATING CONDITIONS (INCLUDING BUT NOT LIMITED TO TEMPERATURE AND VOLTAGE), HANDLING AND STORAGE OF THE PRODUCTS, INSTALLATION PROCEDURES, AND THE ACTUAL ENVIRONMENTAL AND ELECTRICAL CONDITIONS THE PRODUCT IS SUBJECT TO IN THE APPLICATION. TO DETERMINE PRODUCT RELIABILITY/FAILURE RATES IN A SPECIFIC APPLICATION, RELIABILITY TESTING MUST BE PERFORMED IN SUCH APPLICATION AS PART OF THE INTERNAL QUALIFICATION OF THE PRODUCT.

ALLIANCE MEMORY'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER OR PRESIDENT OF ALLIANCE MEMORY.

EXCEPT AS EXPRESSLY PROVIDED HEREIN, ALLIANCE MEMORY MAKES NO WARRANTIES, EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, ANY WARRANTY OF NONINFRINGEMENT, ANY WARRANTY OF MERCHANTABILITY OR WARRANTY OF FITNESS FOR A PARTICULAR PURPOSE. NO AGENT, EMPLOYEE OR REPRESENTATIVE OF ALLIANCE MEMORY HAS ANY AUTHORITY TO BIND ALLIANCE MEMORY TO ANY AFFIRMATION, REPRESENTATION OR WARRANTY RELATING TO THE PRODUCTS OTHER THAN AS SPECIFICALLY PROVIDED HEREIN AND CUSTOMER ACKNOWLEDGES AND AGREES THAT ANY SUCH PURPORTED WARRANTY, AFFIRMATION OR REPRESENTATION SHALL BE VOID AND OF NO FORCE AND EFFECT.

## Table of Contents

VDD Transfer Characteristics .....	1
Reliability Test Results Summary .....	2
High Temperature Operating Life .....	3
Failure Rate Calculation .....	3
Acceleration Factor Calculation .....	3
Low Temperature Operating Life .....	4
Highly Accelerated Stress Test .....	4
Temperature Cycle .....	5
High Temperature Storage .....	5
Electrostatic Discharge .....	6
Latch-Up .....	7
Dielectric Integrity .....	9
Electromigration .....	13
Array Configuration .....	15
Address Topological Diagram .....	19
Karnaugh Maps .....	21
Data Topology Equations .....	22
Address Topology .....	23
Memory Cell Definition .....	27
Thermal Impedance .....	30
Typical Package Characteristics .....	31
Input/Output Capacitance .....	32
Moisture Sensitivity Level .....	32
Solderability .....	33
Bond Integrity .....	33
Fabrication Process Steps .....	34
Assembly Process Flow .....	35
Test Process Flow — Packaged Parts .....	36

## List of Figures

Figure 1:	Internal versus External VDD Levels for 3.3V device, 50°C.....	1
Figure 2:	Current Trigger Pulse Waveform.....	8
Figure 3:	Weibull Distribution of Failure Times at Various Stress Levels (Thick Gate Oxide).....	11
Figure 4:	Time to 1% Failure as a Function of Stress Voltage (Thick Gate Oxide).....	11
Figure 5:	Weibull Distribution of Failure Times at Various Stress Levels (Thin Gate Oxide).....	12
Figure 6:	Time to 1% Failure as a Function of Stress Voltage (Thin Gate Oxide).....	12
Figure 7:	Via Electromigration Log Normal Plot.....	14
Figure 8:	Array Configuration — 128 Meg × 4 — Zoomed-in View, Bank 2.....	15
Figure 9:	Array Configuration — 128 Meg × 4.....	16
Figure 10:	Array Configuration — 64 Meg × 8.....	17
Figure 11:	Array Configuration — 32 Meg × 16.....	18
Figure 12:	Address Topological Diagram — 128 Meg × 4.....	19
Figure 13:	Address Topological Diagram — 64 Meg × 8.....	19
Figure 14:	Address Topological Diagram — 32 Meg × 16.....	20
Figure 15:	Karnaugh Maps.....	21
Figure 16:	Data Topology Equations.....	22
Figure 17:	Row Address Topology — 128 Meg × 4, 64 Meg × 8 and 32 Meg × 16.....	23
Figure 18:	Column Address Topology — 128 Meg × 4.....	24
Figure 19:	Column Address Topology — 64 Meg × 8.....	25
Figure 20:	Column Address Topology — 32 Meg × 16.....	26
Figure 21:	Memory Cell Definition — Exploded View.....	27
Figure 22:	Memory Cell Definition — Top-Down View.....	28
Figure 23:	Memory Cell Definition — Cross Section View.....	29
Figure 24:	Package Illustration — 54L TSOP.....	31
Figure 25:	Fabrication Process Steps.....	34
Figure 26:	Assembly Process Flow.....	35
Figure 27:	Test Process Flow — Packaged Parts.....	36


## List of Tables

Table 1:	Summary — Reliability Test Results . . . . .	2
Table 2:	HTOL Test Results . . . . .	3
Table 3:	LTOL Test Results . . . . .	4
Table 4:	HAST Test Results . . . . .	4
Table 5:	T/C Test Results . . . . .	5
Table 6:	HTS Test Results . . . . .	5
Table 7:	ESD Test Results . . . . .	6
Table 8:	Overvoltage Latch-Up VDD Test Results . . . . .	7
Table 9:	I/O Latch-Up Current Injected Test Results . . . . .	7
Table 10:	Summary of Thermal Impedance . . . . .	30
Table 11:	Interposer/Package Characteristics — TSOP . . . . .	31
Table 12:	Input/Output Capacitance . . . . .	32
Table 13:	Moisture Sensitivity Level Test Results . . . . .	32
Table 14:	Solderability Test Results . . . . .	33
Table 15:	Bond Integrity Test Results . . . . .	33

## VDD Transfer Characteristics

Alliance Memory's 512Mb SDRAM has an on-chip voltage regulator that is activated when the internal voltage of the device reaches a given level. The internal voltage of the device depends upon the voltage applied externally. The transfer

characteristics of Alliance Memory's 512Mb SDRAM is depicted below. To ensure functionality, the on-chip voltage regulator is checked during back-end testing.



**Figure 1: Internal versus External VDD Levels for 3.3V device, 50°C**

## Reliability Test Results Summary

**Table 1: Summary — Reliability Test Results**

The package reliability data presented in this report represent both Pb-free and SnPb part numbers. Alliance Memory has determined that the intrinsic package reliability performance of Pb-free and SnPb are equivalent.

TEST NAME and CONDITIONS	HOURS or CYCLES (Failures/Devices Tested)					
	168 Hrs	336 Hrs	504 Hrs	672 Hrs	840 Hrs	1008 Hrs
<b>HIGH TEMPERATURE OPERATING LIFE</b> 125°C, 2.3V V <sub>DD</sub> internal, dynamic pin bias, checker-board and checkerboard-complement patterns. Typical Operating Conditions (50°C, 3.3V): 4 FITs	0 / 600	0 / 600	0 / 600	0 / 600	0 / 600	0 / 600
	<b>168 Hrs</b>	<b>336 Hrs</b>	<b>504 Hrs</b>	<b>672 Hrs</b>	<b>840 Hrs</b>	<b>1008 Hrs</b>
<b>LOW TEMPERATURE OPERATING LIFE</b> -10°C, 2.3V V <sub>DD</sub> internal, dynamic pin bias, checker-board and checkerboard-complement patterns.	0 / 89	0 / 89	0 / 89	0 / 89	0 / 89	0 / 89
	<b>168 Hrs</b>	<b>336 Hrs</b>	<b>504 Hrs</b>	<b>672 Hrs</b>	<b>840 Hrs</b>	<b>1008 Hrs</b>
<b>HIGHLY ACCELERATED STRESS TEST</b> 130°C, 85% RH, 33.3 psia, 1.95V on alternating balls	<b>96 Hrs</b>					
	0 / 230					
<b>TEMPERATURE CYCLE</b> -55°C for 15 minutes, +125°C for 15 minutes, air to air	<b>250 Cycles</b>	<b>500 Cycles</b>	<b>750 Cycles</b>	<b>1000 Cycles</b>		
	0 / 230	0 / 230	0 / 230	0 / 230		
<b>HIGH TEMPERATURE STORAGE</b> 150°C, no bias	<b>504 Hrs</b>			<b>1008 Hrs</b>		
	0 / 240			0 / 240		
<b>MOISTURE SENSITIVITY LEVEL</b> 260°C reflow	Level 4					
<b>SOLDERABILITY</b> 215°C peak reflow temperature, FR4 substrate, LO SnPb solder paste	0 / 15					
<b>BOND INTEGRITY</b> (minimum gmf)	<b>Gold Bond Shear</b>			<b>Wire Pull</b>		
	23.8 gmf			6.0 gmf		
<b>ELECTROSTATIC DISCHARGE</b> Minimum	<b>HBM</b>		<b>MM</b>		<b>CDM</b>	
	>2,000V		>200V		>1,000V	
<b>I/O LATCH-UP</b> I <sub>Trigger</sub> at 85°C	>150mA					

**Note:** Alliance Memory references JEDEC standard JESD47 when conducting reliability tests for the qualification of new products.

## High Temperature Operating Life

**Sample Size:** A minimum of 3 production lots are used for this test.

**Preconditioning:** Devices were run three times through a convection reflow oven, reaching a peak temperature of 260°C.

**Test conditions:** 125°C, 2.3V VDD internal, dynamic pin bias, checkerboard and checkerboard-complement patterns for 1,008 hours in 168-hour intervals. Devices are tested for functionality after each interval. Alliance Memory references JEDEC standard JESD22 when conducting HTOL testing.

**Failure rate at 60% confidence level:** Using the test results provided in Table 2 and the calculation method provided below, the estimated failure rate for Alliance Memory's 512Mb SDRAM is 4 FITs (failures in time per billion device hours). Assumptions used in calculating this FIT rate were:

- $P_n = 0.916$
- Device Hours =  $6.048 \times 10^5$
- $AF_{overall} = 429$
- $E_a = 0.6\text{eV}$
- $\beta = 5$

Calculation of this hard error FIT rate estimate assumes typical operating conditions of 3.3V VDD, 50°C. The actual FIT rate in a specific application may materially differ from this estimate, based on the actual operating conditions.

**Table 2: HTOL Test Results**

168 Hours	336 Hours	504 Hours	672 Hours	840 Hours	1,008 Hours
0 / 600	0 / 600	0 / 600	0 / 600	0 / 600	0 / 600

### Failure Rate Calculation

Alliance Memory used the following model to calculate device failure rate.

$$\text{Failure Rate} = \frac{P_n}{\text{Device hours} \times \text{AF relative to typical accelerated environment}} \times \text{AF relative to typical operating environment}$$

where:

$P_n$  = Poisson Statistic (at a given confidence level).

Device Hours = Sample size multiplied by test time (in hours).

AF = Acceleration Factor between the stress environment and typical operating conditions.

To state the failure rate in FITs, we multiply the failure rate obtained from the equation above by  $10^9$ .

### Acceleration Factor Calculation

The acceleration factor between the internal voltage and internal temperature of the device during HTOL stress conditions and during typical operating conditions is computed using the following two models:

1. Acceleration factor due to temperature stress:

$$AF_T = e^{\frac{E_a}{k} \left[ \frac{1}{T_o} - \frac{1}{T_s} \right]}$$

where:  $k$  = Boltzmann's constant =  $8.617 \times 10^{-5}$  eV/K.

$T_o$  and  $T_s$  = Typical operating and stress temperatures, respectively, in kelvins.

$E_a$  = Activation energy in eV.

2. Acceleration factor due to voltage stress:

$$AF_V = e^{\beta(V_s - V_o)}$$

where:

$V_s$  and  $V_o$  = Stress voltage and operating voltage.

$\beta$  = Constant equal to the slope of failure time ( $t_{50\%}$ ) versus applied stress, derived from experiments conducted by Alliance Memory.

The overall acceleration factor due to temperature and voltage stress is calculated as the product of the temperature and voltage acceleration factors:

$$AF_{overall} = AF_{temperature} \times AF_{voltage}$$

## Low Temperature Operating Life

**Sample Size:** A minimum of 3 production lots are used for this test.

**Preconditioning:** Devices are run three times through a convection reflow oven, reaching a peak temperature of 260°C.

**Test conditions:** -10°C, 2.3V VDD internal, dynamic pin bias, checkerboard and checkerboard-complement patterns for 1,008 hours in 168-hour intervals. Devices are tested for functionality after each interval. Alliance Memory references JEDEC standard JESD22 when conducting LTOL testing.

**Table 3: LTOL Test Results**

168 Hours	336 Hours	504 Hours	672 Hours	840 Hours	1,008 Hours
0 / 89	0 / 89	0 / 89	0 / 89	0 / 89	0 / 89

## Highly Accelerated Stress Test

**Sample Size:** A minimum of 3 production lots are used for this test.

**Preconditioning:** Devices are soaked to their rated moisture sensitivity level and run three times through a convection reflow oven, reaching a peak temperature of 260°C.

**Test conditions:** 130°C, 85% RH, 33.3 psia, 1.95V on alternating balls. The test is conducted for 96 hours. Devices are tested for functionality after 96 hours of stressing. Alliance Memory references JEDEC standard JESD22 when conducting HAST testing.

**Table 4: HAST Test Results**

Package	96 Hours
54L TSOP	0 / 230

## Temperature Cycle

**Sample Size:** A minimum of 3 production lots are used for this test.

**Preconditioning:** Devices are soaked to their rated moisture sensitivity level and run three times through a convection reflow oven, reaching a peak temperature of 260°C.

**Test conditions:** -55°C (15 minutes), +125°C (15 minutes), air to air, no bias. Devices are exposed to 1,000 cycles at 250-cycle intervals and are tested for functionality after each interval. Alliance Memory references JEDEC standard JESD22 when conducting TC testing.

**Table 5: T/C Test Results**

Package	250 Cycles	500 Cycles	750 Cycles	1000 Cycles
54L TSOP	0 / 230	0 / 230	0 / 230	0 / 230

## High Temperature Storage

**Sample Size:** A minimum of 3 production lots are used for this test.

**Preconditioning:** Devices are run three times through a convection reflow oven, reaching a peak temperature of 260°C.

**Test conditions:** 150°C, unbiased for 1008 hours in 504-hour intervals. Devices are tested for functionality after each interval. Alliance Memory references JEDEC standard JESD22 when conducting HTS testing.

**Table 6: HTS Test Results**

Package	504 Hours	1008 Hours
54L TSOP	0 / 240	0 / 240

## Electrostatic Discharge

Alliance Memory's ESD test circuit setup and waveforms for Human Body Model testing are in accordance with ESDA STM 5.1, MIL-STD-883, test method 3015 and JEDEC standard JESD22-A114B requirements, where applicable.  
 Micron's conducts Machine Model testing in accordance with ESDA STM 5.2 and JEDEC standard JESD22-A115A requirements, where applicable.

Alliance Memory conducts Charged Device Model testing in accordance with ESDA-SP 5.3.2 socketed device model standard practice requirements.

Six samples per ESD stress levels taken from three different production lots were tested for leakage, standby current, and functionality. The samples are tested at room temperature. All samples passed HBM, MM, and CDM tests.

**Table 7: ESD Test Results**

Leads	Minimum (V)		
	HBM ( $\geq$ class 2)	MM ( $\geq$ class B)	CDM (SDM)
Address	>2,000	>200	>1,000
Control	>2,000	>200	>1,000
Data	>2,000	>200	>1,000
Power	>2,000	>200	>1,000
Ground	>2,000	>200	>1,000

## Latch-Up

Latch-up is a destructive phenomenon that can occur in CMOS circuits. When latch-up occurs, the power supply voltage collapses and a low-resistance path between the power and ground supplies is established. This condition results in excessive current flowing through the internal circuits of the device, and can cause either functional or high standby current failures.

CMOS technology results in the presence of complementary parasitic bipolar transistors (that is, PNP and NPN devices). These parasitic bipolar transistors can form unwanted lateral PNP structures, which can behave like a silicon-controlled rectifier (SCR). After the SCR triggers and snaps back, its behavior is similar to a diode. However, an external voltage or stimulus is required to trigger conduction of the parasitic SCR device.

Latch-up occurs after a parasitic SCR structure is triggered into conduction, typically as a result of improper device operation (for example, operation in excess of specification limits). Latch-up susceptibility is characterized using two distinct test methods: 1) VDD overvoltage latch-up test method and 2) input/output current injected test method.

### Overvoltage Latch-Up VDD Test

Alliance Memory's operational latch-up test for VDD overvoltage uses an external power supply and an ammeter to monitor the IDD current. A static latch-up test is performed in both a standby and operating mode per the device's datasheet. Typically, the device is exercised using READ-WRITE cycles with a checkerboard pattern. VDD is increased to progressively larger voltages until the device either latches or reaches the maximum current injection limits of 200mA or the maximum voltage compliance limit (1.5x VDD\_max). Power supply voltages are recorded just prior to the device reaching those limits. VDD is decreased back to normal operating voltage (VDD nominal). The overvoltage latch-up VDD test results provided in the following table represent 6 samples from 3 different production lots.

**Table 8: Overvoltage Latch-Up VDD Test Results**

Power Pins	Volts
VDD	>5.4
VDDQ	>5.4
Note: Tested at 25°C and 85°C in operating and standby modes.	

### I/O Latch-Up Current Injected Test

Negative and positive input/output current injected tests are performed on all nonpower-supply leads<sup>†</sup> in accordance with JEDEC standard JESD78. A trigger source is used to sink current out of the device. Initially, the device under test is powered up to VDD\_max voltage as specified for the product. Excluding the lead under test, all input/bi-directional leads are tested for both max logic high and min logic low; all output leads are left floating. A current-trigger pulse is then applied to the lead under test for 1s. The device is allowed to cool down for 1s before the lead under test is again pulsed. The exact details of the current-trigger pulse waveform are shown in [Figure 2 on page 8](#).

The power-supply current is measured approximately 500ms after the current trigger pulse. Latch-up has occurred if the power-supply current is 1.4x Inom or Inom + 10mA, whichever is greater. Data provided in [Table 9](#) represent 6 samples from 3 different production lots.

**Table 9: I/O Latch-Up Current Injected Test Results**


Lead Name	I <sub>Trigger</sub> (mA) at 85°C
	Minimum
Address	>150
Control	>150
A12 (High Voltage Lead)	>150
Data	>150

Test sequencing is performed by applying a single current trigger pulse to each lead, starting at 50mA. Current pulse magnitudes are progressively increased in either +50mA or -50mA steps until all leads have been characterized for latch-

<sup>†</sup> The term "ball," rather than "lead," is applicable in this discussion when the device being tested is in an FBGA package.

up sensitivity. It should be noted that each lead is curve traced immediately after a current trigger pulse. The lead is skipped if sufficient electrical overstress damage has resulted in an open

circuit, short circuit or pin leakage current in excess of the datasheet spec. Testing is performed at a temperature of 85°C.



\* The wait time shall be sufficient to allow for power supply ramp down and stabilization of  $I_{supply}$ .

\*\* Max. logic high and min. logic low shall be per the device specification. When logic levels are used with respect to a nondigital device, min/max voltages (as defined by the device specification) can be supplied to the pin.

**Figure 2: Current Trigger Pulse Waveform**

## Dielectric Integrity

Time-dependent-dielectric breakdown (TDDB) is one of the principal failure mechanisms in thin dielectric film MOS devices. For this reason, highly reliable, low-defect-density films are essential in the fabrication process. The two types of failure modes associated with dielectric breakdown are:

1. Defect-related breakdown
2. Intrinsic breakdown (“oxide wear-out”)

Defect related failures can occur either at low-field or early in the product life. Low-field failures are easily detected by voltage-ramp tests where they fail at much lower than expected voltage levels. That is, they are not able to sustain voltages at operating conditions and would fail instantaneously at these levels. However, some oxides will pass the initial stage but fail early in the product life. Proper screening methods such as burn-in can eliminate these early failures. Defects associated with such failures typically include asperities at the Si-SiO<sub>2</sub> interface, pinholes and microstructural inhomogeneities that affect the barrier height or increase the charge trapping rate. In short, these defects reduce the effective dielectric thickness.

Intrinsic breakdown normally occurs much later in the product life. Because the failure rate associated with this failure mode increases at the end of the reliability life curve, it is sometimes referred to as “oxide wear-out.” Charge trapping at the interface and in the oxide is thought to lead to oxide wear-out. At sufficiently high fields, electrons will tunnel through the oxide (Fowler-Nordheim tunneling) towards the anode. Due to impact ionization, some of the high-energy electrons will generate electron-hole pairs in the oxide. Holes will get trapped in the oxide near the Si-SiO<sub>2</sub> interface, increasing the local electric field at the cathode region. More electrons will then tunnel through the region, leading to more impact ionization and, eventually, to a physical rupture of the dielectric film [1].

### Accelerated Testing

TDDB failures typically exhibit a Weibull distribution. The fraction of samples that fail at a given time, *t*, can be approximated by the following equation:

$$F = 1 - e^{-\left(\frac{t_{BD}}{\alpha}\right)^\beta} \quad (1)$$

where: F = fraction of test samples that fail  
 $\alpha$  = time-to-63% failure  
 $\beta$  = Weibull shape factor  
 $t_{BD}$  = time to breakdown

TDDB performance is found to be a strong function of applied voltage and a weak function of ambient temperature [2]. To practically evaluate TDDB performance of MOS capacitors, accelerated test is done at stress condition, i.e. high voltage and high temperature. Then, TDDB lifetime can be found by extrapolating accelerated test results to use condition, i.e. lower voltage and lower temperature. Operating lifetime or  $t(1\%)_O$  is related to accelerated test results according to the following equation:

$$t(1\%)_O = A_{Tot} \times t(1\%)_S \quad (2)$$

where:

$t(1\%)_S$  = time-to-1% failure at stress conditions

$t(1\%)_O$  = time-to-1% failure at operating conditions

$V_S$  = stress voltage

$V_O$  = operating voltage

$A_{Tot}$  = total acceleration factor. It can be written as:

$$A_{Tot} = A_V \times A_T \quad (3)$$

where:  $A_V$  = acceleration factor component due to voltage

$A_T$  = acceleration factor component due to temperature

$A_V$  is written as [3]:

$$A_V = e^{\beta_V (\ln V_S - \ln V_O)} \quad (4)$$

where:  $\beta_V$  = voltage acceleration constant

It can be obtained experimentally, i.e. from the plot of  $(t_{1\%})_s$  versus applied voltage [3]:

$$\beta_v = \frac{\Delta \ln(t_{1\%})_s}{\Delta \ln(V_s)} \quad (5)$$

where:  $\ln(t_{1\%})$  = natural log of time-to-1% failure

The temperature acceleration factor,  $A_T$ , derived from the Arrhenius equation is:

$$A_T = e^{\frac{E_a}{k} \left[ \frac{1}{T_o} - \frac{1}{T_s} \right]} \quad (6)$$

where:  $E_a$  = activation energy of oxide failure

$k$  = Boltzmann's constant,  $8.617 \times 10^{-5} \text{ eV/K}$

$T_o$  = operating temperature (in kelvins)

$T_s$  = stress temperature (in kelvins)

## Experimental Procedures

MOS capacitors were evaluated to characterize the integrity of the two gate oxides used in this device. TDDB stress tests were conducted on these structures with varying steady-state dc conditions. A minimum of 29 structures were used for each stress condition. The thicker gate oxide was stressed at 7.400V–8.000V and the thinner gate oxide was stressed at 4.750V–5.125V. All tests were conducted at 100°C. A constant voltage was applied across the dielectric and the time-to-failure monitored. For the thicker oxide, failure was identified when the capacitor under stress ruptured. For the thinner oxide, the generation of current noise during constant voltage stressing was identified as the point of breakdown. This partial breakdown phenomenon is termed as “soft” or “quasi” breakdown [4]. The details on the detection algorithm for such a phenomenon can be found elsewhere [5].

## Results

Figure 3 on page 11 and Figure 5 on page 12 show that Weibull distributions were observed for each stress condition when the time-to-failure data was plotted for the thick and thin gate oxides. The  $t_{1\%}$  data were extracted from these plots and replotted as a function of the applied dielectric stress. These plots are provided in Figure 4 and Figure 6, respectively. Note that the plots shown are for  $t_{1\%}$  data at 100°C. This value represents the maximum internal Si junction temperature in a 70°C external environment. The lifetimes of the gate oxides were extracted from Figure 4 and Figure 6. Under maximum operating conditions, the lifetimes were found to be in excess of 10 years.

## References

1. I.C. Chen, S. Holland and C. Hu, “Hole Trapping and Breakdown in Thin SiO<sub>2</sub>,” *IEEE Electron Device Letters*, Vol. EDL-7, 1986 p. 164.
2. J.W. McPherson, D.A. Baglee, “Acceleration Factors for Thin Gate Oxide Stressing,” *IEEE International Reliability Physics Symposium*, 1985, p.1.
3. E. Y. Wu et al., “CMOS Scaling Beyond the 100-nm Node with Silicon-Dioxide-Based Gate Dielectrics,” *IBM J. Res. & Dev.*, Vol. 46, No. 2/3, March/May 2002, p. 287.
4. M. Depas, T. Nigam, M.M. Heyns, “Soft Breakdown of Ultra Thin Gate Oxides,” *IEEE Trans. on Electron Devices*, Vol. 43, 1996, p. 1499.
5. P. Roussel, R. Degraeve, G. Van den Bosch, B. Kaczer, G. Groeseneken, “Accurate and Robust Noise-Based Trigger Algorithm for Soft Breakdown Detection in Ultra Thin Oxides,” *IEEE International Reliability Physics Symposium*, 2001, p. 386.




Figure 3: Weibull Distribution of Failure Times at Various Stress Levels (Thick Gate Oxide)




Figure 4: Time to 1% Failure as a Function of Stress Voltage (Thick Gate Oxide)




Figure 5: Weibull Distribution of Failure Times at Various Stress Levels (Thin Gate Oxide)




Figure 6: Time to 1% Failure as a Function of Stress Voltage (Thin Gate Oxide)

## Electromigration

As metal-line cross sections continue to shrink, electromigration has become a primary reliability concern in thin conducting films. The long-term reliability of narrow interconnects is severely limited by this phenomenon. Electromigration-induced failures under an applied current stress are due to a mass-flux divergence caused by inhomogeneities in the microstructure and temperature gradients. A nonuniform mass transport caused by the interaction between metal atoms and a direct current results in depletion and accumulation of metal atoms. That is, when a high current flows through the conductor, diffusion of the metal ions is in the direction of electron flow. The net atomic flux or mass flow,  $J_A$ , is given by the Huntington relationship [1]:

$$J_A = \frac{N}{kT} Z^* e \rho j D_0 e^{\left[ \frac{-E_a}{kT} \right]} \quad (1)$$

where: N = density of ions  
 $D_0$  = self-diffusion constant  
 $E_a$  = activation energy  
k = Boltzmann's constant  
T = absolute temperature  
 $Z^*e$  = effective charge on the migrating ion  
 $\rho$  = resistivity of the film  
j = current density

At a positive flux divergence, where more material enters a region than leaves it, an accumulation of metal ions occurs, resulting in extrusions or shorts. Where more material leaves a region than enters it, negative flux divergence exists, causing mass depletion, which results in voids or opens.

### Acceleration Testing

To evaluate the long-term reliability of thin conduction films, accelerated testing [2,3] is typically conducted on test structures with minimum dimensions. The stressing of test structures is achieved through constant high-current densities and elevated temperatures. Each device under stress is monitored for failure due to electromigration and the time-to-

failure recorded. The measured lifetime values at the accelerated levels are then extrapolated to use conditions. To relate the median time-to-failure of thin film conductors to current density and temperature, Black [4] proposes the following model:

$$MTF = \left[ \frac{A}{J^n} \right] e^{\left[ \frac{E_a}{kT} \right]} \quad (2)$$

where: A = parameter depending on geometry, physical characteristics of film and substrate, and protective overcoating  
J = current density  
n = constant (~2.0)  
 $E_a$  = activation energy (varies for different metal compositions)  
k = Boltzmann's constant  
T = absolute temperature

From the above equation, the current acceleration factor is:

$$\frac{MTF_o}{MTF_s} = \left[ \frac{J_s}{J_o} \right]^n \quad (3)$$

and the temperature acceleration factor is:

$$\frac{MTF_o}{MTF_s} = e^{\frac{E_a}{k} \left[ \frac{1}{T_o} - \frac{1}{T_s} \right]} \quad (4)$$

where:  $MTF_o$  = median time-to-failure at operating condition

$MTF_s$  = median time-to-failure at stress condition

$J_o$  = operating current density

$J_s$  = stress current density

$T_o$  = operating temperature (in kelvins)

$T_s$  = stress temperature (in kelvins)

All new metallization technologies are characterized by accelerated stress tests, as described above, to ensure that the specified design rules meet the failure rate goals. The minimum time-to-failure criterion is set so that no electromigration failures are induced within a 10-year period at operating conditions.

## Test Procedures and Results


To determine the long-term reliability of the metal process, a conventional electromigration test was performed. This test is conducted at elevated temperatures and dc currents in order to accelerate metal-line failures. The stress conditions used are high enough to precipitate the failure mechanism, yet not so high as to cause failures unrelated to the metal reliability or make extrapolation from stress conditions to maximum use conditions difficult.

For this evaluation a minimum dimension via structure was used. These structures were bonded and packaged in 20-lead ceramic DIP packages. Tests were conducted on 32 sample devices. The stress current for this structure was 9.4mA and the stress temperature was 190°C. The failure criteria was an open.

Extrapolating to maximum use conditions (100°C, 4mA/μm<sup>2</sup>) using Black's equation with an activation energy of 0.7eV and n=2, the minimum lifetime of the metal process is greater than 10 years. Data from a via chain electromigration failure distribution is provided in the below figure.


## References

1. H.B. Huntington and A.R. Grone, "Current-Induced Marker Motion in Gold Wires," *The Journal of Physics and Chemistry of Solids*, Vol. 20, 1961, p. 76.
2. JEDEC Standard JESD63, *Standard Method for Calculating the Electromigration Model Parameters for Current Density and Temperature*, 1998.
3. JEDEC Standard JESD33, *Standard Method for Measuring and Using the Temperature Coefficient of Resistance to Determine the Temperature of a Metallization Line*, 1995.
4. J.R. Black, "Electromigration – A Brief Survey and Some Recent Results," *IEEE Transactions on Electron Devices*, Vol. ED-16, 1969, p. 338.




**Figure 7: Via Electromigration Log Normal Plot**

## Array Configuration




**Figure 8: Array Configuration — 128 Meg x 4 — Zoomed-in View, Bank 2**

## Array Configuration (continued)




**Figure 9: Array Configuration — 128 Meg x 4**

## Array Configuration (continued)



**Figure 10: Array Configuration — 64 Meg x 8**

## Array Configuration (continued)



**Figure 11: Array Configuration — 32 Meg x 16**

## Address Topological Diagram




Figure 12: Address Topological Diagram — 128 Meg x 4





Figure 13: Address Topological Diagram — 64 Meg x 8

## Address Topological Diagram (continued)



**Figure 14: Address Topological Diagram — 32 Meg × 16**

## Karnaugh Maps

128 Meg x 4    DQs 0 through 3  
 64 Meg x 8    DQs 0 through 7  
 32 Meg x 16   DQs 0 through 15

DUT Address			Counter Address		
RA0	RA1		X0	X1	
0	0	T	0	0	T
0	1	C	0	1	C
1	0	C	1	0	C
1	1	T	1	1	T

T = True Data: A cell is charged to V<sub>DD</sub> when the DQ is logic "1."

C = Complement Data: A cell is charged to V<sub>DD</sub> when the DQ pin is logic "0."

**Figure 15: Karnaugh Maps**

## Data Topology Equations

---

For Solids Ones Background:

128 Meg x 4	DQs 0 through 3	}	RA0 ⊕ RA1
64 Meg x 8	DQs 0 through 7		
32 Meg x 16	DQs 0 through 15		

---

**Figure 16: Data Topology Equations**

## Address Topology

		MSB														LSB
		BA1	BA0	RA12	RA11	RA10	RA9	RA8	RA7	RA6	RA5	RA4	RA3	RA2	RA1	
Row 0	x	x	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Row 1	x	x	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Row 2	x	x	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Row 3	x	x	0	0	0	0	0	0	0	0	0	0	0	0	1	1
.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
.	.	.	.	.	.	.	.	Binary Up Count	.	.	.	.	.	.	.	.
.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
Row 2046	x	x	0	0	1	1	1	1	1	1	1	1	1	1	1	0
Row 2047	x	x	0	0	1	1	1	1	1	1	1	1	1	1	1	1
Row 2048	x	x	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Row 2049	x	x	0	1	0	0	0	0	0	0	0	0	0	0	0	1
.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
.	.	.	.	.	.	.	.	Binary Up Count	.	.	.	.	.	.	.	.
.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
Row 4094	x	x	0	1	1	1	1	1	1	1	1	1	1	1	1	0
Row 4095	x	x	0	1	1	1	1	1	1	1	1	1	1	1	1	1
Row 4096	x	x	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Row 4097	x	x	1	0	0	0	0	0	0	0	0	0	0	0	0	1
.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
.	.	.	.	.	.	.	.	Binary Up Count	.	.	.	.	.	.	.	.
.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
Row 6142	x	x	1	0	1	1	1	1	1	1	1	1	1	1	1	0
Row 6143	x	x	1	0	1	1	1	1	1	1	1	1	1	1	1	1
Row 6144	x	x	1	1	0	0	0	0	0	0	0	0	0	0	0	0
Row 6145	x	x	1	1	0	0	0	0	0	0	0	0	0	0	0	1
.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
.	.	.	.	.	.	.	.	Binary Up Count	.	.	.	.	.	.	.	.
.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.
Row 8190	x	x	1	1	1	1	1	1	1	1	1	1	1	1	1	0
Row 8191	x	x	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: Row topology is identical for all 4 banks (i.e., Bank0, Bank1, Bank2, Bank3). BA1 and BA0 determine which bank is selected. The following table identifies which bank is being addressed based upon the values of BA1 and BA0.

Bank	BA1	BA0
0	0	0
1	0	1
2	1	0
3	1	1

**Figure 17: Row Address Topology — 128 Meg × 4, 64 Meg × 8 and 32 Meg × 16**

## Address Topology (continued)

### Column Topology — 128 Meg x 4

Column	MSB											LSB
	CA11	CA0	CA9	CA8	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA12
Column 0	0	0	0	0	0	0	0	0	0	0	0	0
Column 1	0	0	0	0	0	0	0	0	0	0	0	1
Column 2	0	0	0	0	0	0	0	0	0	0	0	1
Column 3	0	0	0	0	0	0	0	0	0	0	0	0
Column 4	0	0	0	0	0	0	0	0	0	1	1	0
Column 5	0	0	0	0	0	0	0	0	0	1	1	1
Column 6	0	0	0	0	0	0	0	0	0	1	0	1
Column 7	0	0	0	0	0	0	0	0	0	1	0	0
Column 8	0	0	0	0	0	0	0	0	1	0	0	0
.	.	.	.	.	.	.	.	.	.	.	.	.
.	.	.	.	.	Binary Up Count			.	.	.	.	.
.	.	.	.	.	.	.	.	.	.	.	.	.
Column 2040	0	1	1	1	1	1	1	1	1	0	1	0
Column 2041	0	1	1	1	1	1	1	1	1	0	1	1
Column 2042	0	1	1	1	1	1	1	1	1	0	0	1
Column 2043	0	1	1	1	1	1	1	1	1	0	0	0
Column 2044	0	1	1	1	1	1	1	1	1	1	0	0
Column 2045	0	1	1	1	1	1	1	1	1	1	0	1
Column 2046	0	1	1	1	1	1	1	1	1	1	1	1
Column 2047	0	1	1	1	1	1	1	1	1	1	1	0
Column 2048	1	0	0	0	0	0	0	0	0	0	0	0
Column 2049	1	0	0	0	0	0	0	0	0	0	0	1
Column 2050	1	0	0	0	0	0	0	0	0	0	1	1
Column 2051	1	0	0	0	0	0	0	0	0	0	1	0
Column 2052	1	0	0	0	0	0	0	0	0	1	1	0
Column 2053	1	0	0	0	0	0	0	0	0	1	1	1
Column 2054	1	0	0	0	0	0	0	0	0	1	0	1
Column 2055	1	0	0	0	0	0	0	0	0	1	0	0
Column 2056	1	0	0	0	0	0	0	0	1	0	0	0
.	.	.	.	.	.	.	.	.	.	.	.	.
.	.	.	.	.	Binary Up Count			.	.	.	.	.
.	.	.	.	.	.	.	.	.	.	.	.	.
Column 4088	1	1	1	1	1	1	1	1	1	0	1	0
Column 4089	1	1	1	1	1	1	1	1	1	0	1	1
Column 4090	1	1	1	1	1	1	1	1	1	0	0	1
Column 4091	1	1	1	1	1	1	1	1	1	0	0	0
Column 4092	1	1	1	1	1	1	1	1	1	1	0	0
Column 4093	1	1	1	1	1	1	1	1	1	1	0	1
Column 4094	1	1	1	1	1	1	1	1	1	1	1	1
Column 4095	1	1	1	1	1	1	1	1	1	1	1	0

Figure 18: Column Address Topology — 128 Meg x 4

## Address Topology (continued)

### Column Topology — 64 Meg x 8

Column	MSB											LSB
	CA11	CA0	CA9	CA8	CA7	CA6	CA5	CA4	CA3	CA2	CA1	
Column 0	0	0	0	0	0	0	0	0	0	0	0	0
Column 1	0	0	0	0	0	0	0	0	0	0	0	1
Column 2	0	0	0	0	0	0	0	0	0	0	1	0
Column 3	0	0	0	0	0	0	0	0	0	0	1	1
.	.	.	.	.	.	.	.	.	.	.	.	.
.	.	.	.	Binary Up Count			.	.	.	.	.	.
.	.	.	.	.	.	.	.	.	.	.	.	.
Column 1020	0	1	1	1	1	1	1	1	1	1	0	0
Column 1021	0	1	1	1	1	1	1	1	1	1	0	1
Column 1022	0	1	1	1	1	1	1	1	1	1	1	0
Column 1023	0	1	1	1	1	1	1	1	1	1	1	1
Column 1024	1	0	0	0	0	0	0	0	0	0	0	0
Column 1025	1	0	0	0	0	0	0	0	0	0	0	1
Column 1026	1	0	0	0	0	0	0	0	0	0	1	0
Column 1027	1	0	0	0	0	0	0	0	0	0	1	1
.	.	.	.	.	.	.	.	.	.	.	.	.
.	.	.	.	Binary Up Count			.	.	.	.	.	.
.	.	.	.	.	.	.	.	.	.	.	.	.
Column 2044	1	1	1	1	1	1	1	1	1	1	0	0
Column 2045	1	1	1	1	1	1	1	1	1	1	0	1
Column 2046	1	1	1	1	1	1	1	1	1	1	1	0
Column 2047	1	1	1	1	1	1	1	1	1	1	1	1


**Figure 19: Column Address Topology — 64 Meg x 8**

## Address Topology (continued)

Column	MSB										LSB
	CA0	CA9	CA8	CA7	CA6	CA5	CA4	CA3	CA2	CA1	
Column 0	0	0	0	0	0	0	0	0	0	0	0
Column 1	0	0	0	0	0	0	0	0	0	0	1
Column 2	0	0	0	0	0	0	0	0	0	1	0
Column 3	0	0	0	0	0	0	0	0	0	1	1
.	.	.	.	.	.	.	.	.	.	.	.
.	.	.	.	Binary Up Count			.	.	.	.	.
.	.	.	.	.	.	.	.	.	.	.	.
Column 508	0	1	1	1	1	1	1	1	1	0	0
Column 509	0	1	1	1	1	1	1	1	1	0	1
Column 510	0	1	1	1	1	1	1	1	1	1	0
Column 511	0	1	1	1	1	1	1	1	1	1	1
Column 512	1	0	0	0	0	0	0	0	0	0	0
Column 513	1	0	0	0	0	0	0	0	0	0	1
Column 514	1	0	0	0	0	0	0	0	0	1	0
Column 515	1	0	0	0	0	0	0	0	0	1	1
.	.	.	.	.	.	.	.	.	.	.	.
.	.	.	.	Binary Up Count			.	.	.	.	.
.	.	.	.	.	.	.	.	.	.	.	.
Column 1020	1	1	1	1	1	1	1	1	1	0	0
Column 1021	1	1	1	1	1	1	1	1	1	0	1
Column 1022	1	1	1	1	1	1	1	1	1	1	0
Column 1023	1	1	1	1	1	1	1	1	1	1	1


**Figure 20: Column Address Topology — 32 Meg x 16**

## Memory Cell Definition




**Figure 21: Memory Cell Definition — Exploded View**

## Memory Cell Definition (continued)



**Figure 22: Memory Cell Definition — Top-Down View**

## Memory Cell Definition (continued)



**Figure 23: Memory Cell Definition — Cross Section View**

## Thermal Impedance

### Overview

Thermal impedance parameters are used to describe the rate at which a package dissipates heat in the JEDEC environment. These values are used to compare the thermal performance of various packages.  $\theta_{JA}$  is a measurement of the thermal resistance between the junction of the device under test and the surrounding environment. A wind tunnel provides a controlled moving air environment, in which parts are tested at 1m/s and 2m/s. When measured/ modeled in a moving-air environment, the resistance is identified as  $\theta_{JMA}$ .  $\theta_{JC}$  is a measurement of the junction-to-case thermal resistance and is measured/ modeled with the top of the part attached to an isothermal copper block. For this measurement the part is not attached to a test board. The wires are soldered directly to the leads and the device is held in place with thermal grease. This method does not conform to JEDEC standards, as JEDEC does not

have a procedure for measuring  $\theta_{JC}$ .  $\theta_{JB}$  is a measurement of the junction-to-board thermal resistance. For this measurement, heat generated by the device is forced from the device to the board via isothermal copper blocks. During this process the other surfaces are insulated to ensure that only power flowing between the device and the board is measured/ modeled.  $\theta_{JA}$ ,  $\theta_{JMA}$ , and  $\theta_{JB}$  measurements are taken with the IC package surface-mounted to a PCB that has been designed to JEDEC standards. JEDEC defines two different test boards: a high-conductive 4-layer and low conductive 2-layer test board. If measured, the data provided in the following table represents measurements taken on six samples.

It should be emphasized that these parameters are provided solely for the purpose of comparing device/package combinations and should not be used for junction temperature predictions.<sup>†</sup>

**Table 10: Summary of Thermal Impedance**

Die Size (Sq mm)	Package	Number of Leads	Test Board	$\theta_{JA}$ (°C/Watt) 0m/s	$\theta_{JMA}$ (°C/Watt) 1m/s	$\theta_{JMA}$ (°C/Watt) 2m/s	$\theta_{JB}$ (°C/Watt)	$\theta_{JC}$ (°C/Watt)
94.00	TSOP	54	2-Layer	62.6	48.4	44.2	19.2	6.7
			4-Layer	39.2	32.3	30.6	19.3	

### Test Method Summary

Alliance Memory follows JEDEC standard JESD51 test methods and procedures for measuring or modeling thermal resistance. The thermal resistance between the junction (J) of the device and some other point (X) is calculated using the following equation, where  $\theta_{JX}$  is the thermal resistance between these two points. When calculating the thermal resistance between the junction and a specific location, such as the board (B), the thermal resistance would be expressed as  $\theta_{JB}$ .

$$\theta_{JX} = (T_J - T_X) / P_H$$

where:  $\theta_{JX}$  = thermal resistance between the junction of the device and some other location (°C/Watt)


$T_J$  = temperature of the junction (°C)

$T_X$  = temperature of the location for which thermal resistance is being measured (°C)

$P_H$  = power applied to the device producing an increase in junction temperature (W)

<sup>†</sup> For junction temperature predictions, finite element analysis (FEA) or computational fluid dynamics (CFD) modeling should be used.

## Typical Package Characteristics



Notes:

- 1) All dimensions in millimeters.
- 2) Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.

**Figure 24: Package Illustration — 54L TSOP**

**Table 11: Interposer/Package Characteristics — TSOP**

<b>Plating Finish</b>	90Sn10Pb or pure matte Sn	
<b>Interposer Material</b>	42Ni57Fe (less than 1% other)	
<b>CTEs</b>	Mold compound:	6–15 ppm/°C
	Interposers:	4.2–4.7 ppm/°C
<b>Flammability Rating</b>	Interposer Laminate:	50-80 LOI
	Mold Compound:	28-40 LOI
Limited Oxygen Index determined by test method JIS K 7201 or ASTM D2863.		

## Input/Output Capacitance

**Equipment:** HP8753ES VNA Meter.

**Conditions:** I/O capacitance testing for Alliance Memory's 512Mb SDRAM (TSOP package) was conducted at ambient temperature, 3.3V VDD/VDDQ, 1.4V bias, 100Mhz.

Measurements demonstrated compliance with Alliance Memory's data sheet specifications, as provided in the table below.

**Table 12: Input/Output Capacitance**

Parameter	Min (pF)	Max (pF)
Input capacitance: CLK	2.5	3.5
Input capacitance: All other input-only pins	2.5	3.8
Input/Output capacitance: DQs	4.0	6.0

## Moisture Sensitivity Level

**Sample Size:** A minimum of 3 lots are used for each MSL evaluated.

**Preconditioning:** Devices are baked for a minimum of 8 hours at 125°C.

**Test Conditions:** Soak conditions for moisture sensitivity levels defined in IPC/JEDEC standard J-STD-020:

- Level 1 – 168 hours at 85°C and 85%RH
- Level 2 – 168 hours at 85°C and 60%RH

- Level 3 – 192 hours at 30°C and 60%RH
- Level 4 – 96 hours at 30°C and 60%RH
- Level 5 – 72 hours at 30°C and 60%RH
- Level 5a – 48 hours at 30°C and 60%RH

Following soak, the devices are run 3 times through a convection reflow oven, reaching a peak temperature of 260°C. The devices are then evaluated using visual, electrical and C-SAM analysis.

**Table 13: Moisture Sensitivity Level Test Results**

Package	MSL	Failed/Tested
54L TSOP	Level 4	0 / 30
The floor life (out of bag) for product stored at ≤30°C/60%R.H. is defined by IPC/JEDEC standard J-STD-020 as noted below:		
Level 1 = unlimited at ≤30°C/85%R.H.	Level 3 = 168 Hours	Level 5 = 48 Hours
Level 2 = 1 year	Level 4 = 72 Hours	Level 5a = 24 Hours

## Solderability

**Sample Size:** A minimum of 3 lots are used for this test.

**Preconditioning:** Samples are steam-aged at 91°C, -5°/+3°C for 8 hours.

**Test Conditions:** Samples are surface mounted onto an FR4 substrate with low activity (LO) SnPb solder paste and run

through a convection reflow oven reaching a peak temperature of 215°C. Following the test, samples are visually inspected for acceptable wetting.

Alliance Memory references J-STD-002 when conducting Solderability testing.

**Table 14: Solderability Test Results**

Package	Failed / Tested
54L TSOP	0 / 15

## Bond Integrity

**Sample Size:** A minimum of 3 lots are used for each test.

**Preconditioning:** Samples are baked at 165°C for 72 hours.

Alliance Memory references JEDEC standard JESD22-B116 when conducting Wire Bond Shear testing and follows internal Alliance Memory specifications when conducting Wire Pull testing.

**Table 15: Bond Integrity Test Results**

Package	Wire Bond Shear			Wire Pull		
	Sample Size	Min. (gmf)	Mean (gmf)	Sample Size	Min. (gmf)	Mean (gmf)
54L TSOP	513	23.8	29.7	513	6.0	7.5


## Fabrication Process Steps

---

- INCOMING MATERIAL** All starting material is verified for cleanliness, uniformity and compliance with Alliance Memory specifications. Each silicon wafer receives a unique laser scribe for total product traceability.
- PHOTOLITHOGRAPHY** Wafers are coated with a layer of light-sensitive photoresist. Specified sections of the wafer are exposed by projecting ultraviolet light onto the wafer through a mask. A photoresist pattern, which will protect an underlying film from a subsequent etch step, is produced.
- ETCH** The areas of the wafer not protected by the exposed photoresist are removed by either plasma (dry etch) or acid (wet etch). The result is the definition of a given feature(s), such as a hole or line. The photoresist is then cleaned or "stripped" off the wafer, leaving a pattern in the exact design of the mask.
- IMPLANT** Wafers are bombarded with positively or negatively charged dopant ions, which are implanted into the silicon. This process, called "doping," changes the electrical characteristics in selected areas of the silicon and forms conductive regions on the wafer.
- DIFFUSION** Silicon dioxide, nitride and polysilicon layers are formed on the wafer during a number of high-temperature furnace processes. The wafers are exposed to various gases, which either react with the silicon, causing it to oxidize and form an SiO<sub>2</sub> layer, or react with each other to form poly and nitride deposits. These layers are patterned using photolithography and form the layers of the diodes, transistors, and capacitors of the circuit. High-temperature furnaces are also used to introduce and diffuse dopants into the wafers.
- METAL** A thin layer of aluminum or other metal is deposited and patterned, forming interconnections between various regions of the die.
- PASSIVATION** The fabrication process is completed by depositing a final glass layer on the wafer. This layer protects the circuits from contamination or damage during the testing and packaging process flows.
- PROBE** When the fabrication process is complete, each wafer consists of many discrete integrated circuits or "die." Each die on the wafer is electrically tested using tiny probes that connect the metalized pads on the die to the test station computer. This probe testing produces wafer maps that store data on each functioning die. The wafer maps are used later during the assembly process to ensure that only good die are packaged.
- TO ASSEMBLY** Assembly (see next page).


**Figure 25: Fabrication Process Steps**

## Assembly Process Flow



**Figure 26: Assembly Process Flow**

## Test Process Flow — Packaged Parts



**Figure 27: Test Process Flow — Packaged Parts**